

Workshop CAN in satellites

Online workshop meeting minutes

2023-03-08

1. Participants

CiA members (present)				
Dr. Kenneth Tindell	Canis Automotive Labs			
Dr. Pavel Pisa	Czech Technical University in Prague			
Konrad Groschowski	N7 Space			
Michał Mosdorf	N7 Space			
Seweryn Ścibior	N7 Space			
Brent G. Gardner	NASA John H. Glenn Research Center			
Zoltan Bardos	Novium Designs			
James Holley	Novium Designs			
Vinh Huynh	Novium Designs			
Eric Penny	Novium Designs			
Jochen Schnitger	Novium Designs			
Kyle Williams	Novium Designs			
Jemej Halozan	Skylabs			
Richard Hubbard	Texas Instruments			
Shannon Lippincott	Texas Instruments			
Vrasank Shkla	Texas Instruments			
Helmut Renner	Vector Informatik			
CiA members (apologized)				
Michael Hilzendegen	emotas			
CiA guests (present)				
Jean Dalenq	Airbus Defense & Space			
Wojciech Stodulny	Cegielski - Fabryka Pojazdów Szynowych			
Alberto Valverde	European Space Agency (ESA)			
Sandi Habinc	Frontgrade Gaisler			

Page 1 of 2

Kontumazgarten 3

Managing director Holger Zeltwanger

Fabio Malatesta	Frontgrade Gaisler			
Laura Seoane	National Institute for Aerospace Technology			
Isabella Shi	Shanghai ESD Electric Technology			
CiA secretary				
Holger Zeltwanger	CAN in Automation			
Reiner Zitzmann	CAN in Automation			
Competition caution:				

Participants in this meeting do not enter into any discussion or conduct that may infringe applicable antitrust laws. This applies not only to discussions in formal meetings but also to informal discussions taking place in the sideline of formal meetings.

2. Presentations

Mr. Zeltwanger opened on behalf of CiA e. V. the workshop. He introduced briefly to the workshop. The following companies provided presentations (attached):

- Airbus Defense & Space
- CAN in Automation •
- **Czech Technical University Prague**
- Frontgrade Gaisler
- N7 Space .

Discussion and further steps 3.

The participants demanded in the discussion a follow-up workshop providing information about the CANopen FD application layer and the CAN XL lower layers and the CAN XL ecosystem.

CiA is going to schedule such an event within the next month. Invitations and details will be provided to the workshop participants.

Holger Zeltwanger

Annexes:

- Airbus Defense & Space •
- CAN in Automation •
- **Czech Technical University Prague** .
- Frontgrade Gaisler
- N7 Space •

Page 2 of 2

2023-03-17

Kontumazgarten 3	
------------------	--

www.can-cia.org

D-90429 Nuremberg

CiA workshop



NG

CAN in (outer-space) satellites



- Welcome and introduction
- Presentations by several parties ^a
- Discussion about hardware requirements
- Discussion about higher-layer protocol requirements
- Discussion about profile specification demands
- Summary: Next steps, establishing of technical groups

^a Airbus Defense & Space, Benchmark Space Systems, ESA, Frontgrade Gaisler, N7 Space, Technical university Prague, etc.

Holger Zeltwanger



NG

- Electronic engineer (university of applied science)
- Technical journalist (editor)
- Initiator of the nonprofit CiA (CAN user) association
- Member of the CiA Board of Directors since 1992
- Convenor of ISO TC22 SC31 WG3 (in-vehicle networks)
- Convenor of ISO TC22 SC31 WG4 (network applications)
- Convenor of DIN NA052-00-31-53 AK (J1939)
- Expert in ISO groups (e.g. TC22 SC31 WG2, TC23 SC19 WG1/5, TC299 WG6)
- Expert in IEC groups (e.g. TC22 SC22G, TC47 SC47A)
- Expert in DIN groups (e.g. DIN 4630, DIN 14700/4)
- Member of SAE J1939 committee (and task forces)
- Member of SAE J2284 (CAN) task force
- Member of SAE J2602 (LIN) task force











Welcome and introduction

- Participants from
 - Airbus Defense & Space
 - Benchmark Space Systems
 - Canis Automotive labs
 - Czech Technical University Prague
 - ESD
 - ESA (European Space Agency)
 - Frontgrade Gaisler
 - N7 Space
 - NASA J. Glenn research center
 - National Institute for Aerospace Technology (Spain)
 - Novium Designs
 - ESD
 - Skylabs
 - Texas Instruments
 - Vector

General note

Presentation slides will be distributed as well as brief meeting minutes.

CAN in outer-space applications

- CAN in space conference series organized by ESA (European Space Agency) in cooperation with partners (e.g. Sitael and Cobham) reported about the status of applying CAN-based networks in satellites.
- Most of the launched CAN-based satellites used radiation-tolerant EIA 485-based transceiver circuitry. There were also first ISO 11898-2 compliant CAN high-speed (HS) transceiver applied.
- Some CAN-based networks embedded in satellites used CANopen as higher-layer protocol. ESA has developed an according implementation guideline (ECSS-E-ST-50-15).

CAN technology generations

Feature	Classical CAN ^a	CAN FD ^b	CAN XL ^c
Data field length	0 byte to 8 byte	0 byte to 64 byte	1 byte to 2048 byte
Priority (CAN DLL) identifier	11 bit or 29 bit	11 bit or 29 bit	11 bit (priority ID field)
Addressing	(11 bit or 29 bit)	(11 bit or 29 bit)	32 bit (acceptance field)
Service data unit type	n.a.	n.a.	8 bit (SDT field)
Virtual CAN network ID	n.a.	n.a.	8 bit (VCID field)
Bit stuffing	dynamic	dynamic (fixed in CRC field)	dynamic in arbitration field fixed in data phase fields
CRC polynomials	15 bit	17 bit or 21 bit	PCRC: 13 bit; FCRC: 32 bit
Error signaling	on	on	Configurable (on/off)
FAST mode switch	Not supported	Not supported	Configurable (on/off)
Bit-rate ratio (high/slow)	Not applicable	up to 16 times	up to 40 times

Supported frame formats:

^a CBFF (classical base frame format), CEFF (classical extended frame format); ^b FBFF (FD base frame format), FEFF (FD extended frame format); ^c XLFF (XL frame format)

CAN physical layer (PMA) options

- EIA 485-based PMA (physical medium attachment) transceiver: Not standardized transceiver circuitry used historically in classical CAN network approaches;
- Legacy CAN transceiver: Featuring high-speed (HS) transmission with NRZ (non-return to zero) coding with bit rates from 40 kbit/s to 1 Mbit/s depending on the network length;
- Improved CAN transceiver: Featuring also HS transmission with NRZ coding; the data(phase) bit-rate is up to 2+ Mbit/s using not optimized network topologies and up to 5 Mbit/s using networks with two nodes (point-to-point network);
- CAN SIC transceiver: SIC (signal improvement capability) transmission with NRZ coding is possible up to 8 Mbit/s, even when using not optimized network topologies;
- CAN SIC XL transceiver: Optional SIC XL (dual-mode) transmission with PWM (pulse-width modulation) coding up to 10+ Mbit/s using hybrid topologies (in this case, arbitration bit-rate is limited to 0,667 Mbit/s). Linear bus topology with short not terminated stubs enable data(phase) bit rates up to 20 Mbit/s.

NOTE In CAN XL networks you can run all frame formats using NRZ coding. In this case, you need to configure the arbitration bit-rate, the CAN FD data(phase) bit-rate, and the CAN XL data(phase) bit-rate.

CAN hardware in satellites

CAN hardware (MCU with on-chip CAN protocol controller and CAN transceiver) need to be radiation-tolerant.

- Do we need test method specifications for the total-ionizing dose (TID) and single-event effects (SEE)?
- Redundancy of CAN networks and CAN interfaces could be an issue regarding interoperability of devices. Is there a dedicated specification for satellites required?
- Which CAN protocol generations are suitable and are desired for future satellite applications?
- Which PMA technologies are demanded for future satellite applications?

CANopen in satellites

There is an implementation recommendation/guideline for CANopen (ECSS-E-ST-50-15) available by ESA, which has been updated. There are some dedicated CANopen protocol stacks for satellite applications available.

- Is it also demanded to migrate to CANopen FD?
- Additional CiA profile specifications can improve the interoperability of devices. Is there
 a need for such profile specifications? Perhaps an implementation guideline for CiA 401
 is sufficient.

Questions and answers



© CiA

NUD

Discussion: Hardware requirements

- Radiation-tolerance requirements and test methods
- Bit-timing configuration recommendations
- Physical interface implementation guidelines
- Network redundancy specification
- CAN device interface redundancy specification
- Cable requirements and test procedures
- Connector pin-assignment recommendations
- etc.

Discussion: HLP requirements

- Classic CANopen implementation guideline for satellite applications
- CANopen FD implementation guideline for satellite applications
- Additional specifications and system design guidelines
- etc.

g Discussion: Profile specification demand

- Dedicated profile specifications for satellite applications
- Other demands regarding process data, configuration parameter, and diagnostic information

CiA workshop : CANopen-connectable devices suitable for satellites Overview of use of CAN bus at Airbus Defence and Space



DEFENCE AND SPACE

Jean DALENQ March 8, 2023



Agenda

SatCom Payload Serial Bus Platform Modules Communication Bus Implementation

CAN bus Adoption in space applications CPU based CAN nodes is an emerging trend Rosalind Franklin (ExoMars) Rover



SatCom Payload Serial Bus

DEFENCE AND SPACE



SatCom Payload Serial Bus

Context

SatCom Payloads are made with several RF units Operability of these units is done thanks to data bus Typical RF units are associated to a batch of data (RF Gain, temperature, voltage, current...) These parameters are cyclically monitored (typically every second) RF units configuration can be changed through telecommand

During decades Airbus used proprietary serial bus : LSSB

With drawbacks : limited data rate and number of nodes, non optimized harness (5 pairs per bus), proprietary definition leading to specific development effort on suppliers side.

CAN has replaced LSSB : Improved data rate (250kb/sec), # node up to 64, single pair per bus, relying on established standard.







Payload Serial Bus

Higher Level Protocol

In the frame of Neosat and Artes 5.2 Protocol has been agreed with TAS, TESAT and Airbus DS

Master/Slave + Time Triggered

Message coding is CANopen





Payload Serial Bus

Bus Management

Slave implementation :
Slave Nodes are very often CPU-less units
Cost Driven ⇒ simplest implementation, simplest validation
No CPU added to manage CAN bus
Single CAN bus Controller with bus selection allowed in order to minimize logic resources

Master implementation :

Master CAN bus manager is also hardware implemented Telemetry polling via frames :

- Second Cyclic
- Generic

 \Rightarrow Shrink Validation Time

Ø Deterministic

Slave Nodes send messages only on Master Request

AIRBUS

Payload Serial Bus

Eurostar Neo implementation

CAN bus definition :

250 kb/sec

P/L buses managed directly by OBC

4 buses available

Complete P/L data is poll in every 1 sec







Platform Modules Communication Bus



Aim and characteristics

Eurostar Neo Telecom platform now in production
 DHS units use CAN bus to connect I/O modules to the processor

Data rate : 1Mb/sec
Most distant nodes : <= 15 meters
Nodes : <= 44









DEFENCE AND SPACE



Protocols

Thalès Alenia Space and ADS has defined a common Applicable Document (AD) in the frame of Neosat Program.
 NSAT-SP-GPMO-00000919 issue 04

- This AD is known by many suppliers, used on several platforms : Spacebus (TAS), Eurostar Quantum, Onesat, G2SB1 (ADS)
- Message format are CAN open, but no OD or other CAN open resources are used.
- Node Implementation is often hardware with no configurability.
- Master Slave protocol
- No spontaneous message from the slaves
- Master manages the bus in a time triggered approach
- This protocol is also defined in ECSS ECSS-E-ST-50-15C CAN section 9 Minimal implementation of the CANopen protocol for highly asymmetrical control applications

AIRBUS

- Recently ESA driven ADHA project revisited the Neosat AD adding :
 - Buffered Telemetry Request
 - Patch and Dump Operations
 - Time Distribution and Synchronization

Implementation

DEFENCE AND SPACE



CAN bus Transceivers



Rad Hard CAN bus transceivers are available

- Intersil
 - ֎ ISL71026M, 14 Ld TSSOP package
 - ֎ ISL72026, ISL72027, ISL72028 SMD 5962-15228, FP8 Hermetic package
- Frontegrade (Cobham)
 - UT64CAN333x SMD 5962-15232, FP8 hermetic Package
- Texas Instrument
 - SN55HVD233-SP SMD 5962L1420901VXC, FP8 hermetic Package
- Transceivers Variants:

 - Image: Wref output: provides a voltage reference for split matching
 - @ Low power shut down: allows to reduce TCVR consumption when not used
 - @ Auto-baud loop back: allows to isolate the driver from the bus but not the receiver









CAN bus Controllers

Most of Satcom nodes are implemented with FPGA or ASICS

- ֎ COTS IP Core are used : E. g. INICORE, CAST
- ❀ Logic Synthesis must consider SEU mitigation. Note that FSM of COTS IP Core are not necessarily hardened against SEU.

- ℰ Fronte grade : GR712, UT32M0R500
- ֎ TI : TMS570LS1227

AIRBUS

CAN bus Adoption in space applications

DEFENCE AND SPACE



CAN bus Adoption in space applications

Several units implement CAN bus interface :

- Up/down flexible converters
- SSPA 🖉
- Channels amplifiers
- Stable Oscillators
- Telemetry transmitters
- Telecommand receivers...
- Centralised Power Supply Unit (CPSU)
- Radiation monitor, Hosted Payload Computer...

From Several suppliers :

- Tesat, Thales Alenia Space ,
- Source Kongsberg, Beyond Gravity,
- NEC Space Technologies, Ltd.
- Airbus DS, Sener, Stellant...

CAN bus is already flying on Eurostar 3000, Eurostar Neo, Quantum, and soon on Onsesat and Galileo





æ

CPU based CAN nodes is an emerging trend

DEFENCE AND SPACE



CPU based CAN nodes is an emerging trend

Two different CAN nodes implementing GR712 Microprocessor are used in Satcom hosted payloads

Instrument interface and processing electronic will fly on E3000 platform
 ICARE Radiation monitor flies on Eurostar Neo platform







Rosalind Franklin (ExoMars) Rover

DEFENCE AND SPACE



Rosalind Franklin (ExoMars) Rover

CAN Bus implementation:

I P/F + 1 P/L bus

Higher level protocol : CANopen ECSS ECSS-E-ST-50-15C (HurriCANe/CCIPC)

Platform :

- Lengths :7m between most distant nodes 8,5m total.
- 10 nodes per bus

Payload :

- Lengths : ~ 3.8 m between most distant nodes.
- 8 nodes per bus

Status :

"ESA's ExoMars rover is confirmed technically ready for launch, and a fast-track study is under way to determine options for bringing the mission to Mars."



AIRBUS

Thank you for your attention

Jean.Dalenq@airbus.com



20 March 08, 2023

CTU CAN FD Origin at Czech Technical University in Prague

Open source CAN FD IP core https://canbus.pages.fel.cvut.cz/

Ondrej Ille <ondrej.ille@gmail.com> Pavel Pisa <pisa@fel.cvut.cz>



CTU CAN FD IP Introduction

- CTU CAN FD IP ecosystem
 - ISO11898-1 2015 compliant IP core in VHDL 93
 - ISO18645-1 2016 compliance test-suite
 - VHDL design with no vendor-specific libraries required, yet RAM for buffers and Rx FIFO automatically inferred by Xilinx and Intel tools
 - Extensive semi-randomized test-suite in simulation with PSL functional coverage
 - SocketCAN Linux driver Part of mainline Linux kernel
 - QEMU user-space model Part of QEMU mainline
Block diagram





- RX buffer FIFO with 32 4096 words (1-204 CAN FD frames with 64 bytes of data)
- 2-8 TXT buffers (1 CAN FD frame in each TXT buffer)
- 32-bit slave memory interface (APB, AHB, RAM-like interface)
- Support of ISO and non-ISO CAN FD protocol
- Timestamping and Time triggered transmission
- Interrupts
- Loopback mode, Bus monitoring mode, ACK forbidden mode, Self-test mode, Restricted operation mode

TX Buffer States and Transitions

- TX_PRIORITY, up to 8 nibblealigned fields
- Write allowed at any time
- Allows to maintain FIFO, priority queue or multiple queues



Current usage

- Many FPGA based applications
 - Custom automotive testers (HIL units)
 - Embedded devices
 - Aerospace measurement units (fault tolerance extensions, parity bits in design and logic SEU protection by synthesis)
 - Industrial machinery
- Current integration
 - Xilinx Zynq 7000 MZ_APO board
 - Intel EP4CGX15 based DB4CGX15 PCIe board
 - Cyclone V 5CSEMA4U23C6 based DE0-Nano-SoC Terasic board

CAN FD Latency Tester Application



History

- 2015: IP written at Czech Technical University
- 2018: Linux driver written
- 2018: IP RTL open-sourced under MIT
- 2019: Complete re-write of the RTL (to target ASIC)
- 2020: ISO16845 test suite and C++ model started (VIP)
- 2020: License changed on HW and TB
- 2021: Compliance with ISO11898 reached
- 2022: Linux driver accepted in mainline kernel

Current developers

- Ondrej Ille (self-funded)
 - RTL, TB and VIP (compliance suite)
- Pavel Pisa (self-funded, partially CTU)
 - Linux driver maintainer
- Martin Vasilevski (CTU, student)
 - Linux driver extensions for timestamping
- Jiří Novák (CTU)
 - Windows driver and tester for SkodaAuto

Licensing status

- HW, TB and VIP copyright held by Ondrej Ille
- Linux driver licensed under GPLv2
- Currently searching for other sustainable model

Future development

• RTL, HW and TB

- Split design to two clock domains (2023)
- Flip to simulator with code-coverage (2023)
- VHPI support in VIP (2023)
- ISO11898-1 certification (following years)
- Deployment in mass ASIC production (following years)
- CAN XL support (long term goal in future)
- TT CAN support (long term goal in future)

Future development cont.

- Linux driver
 - Maintenance
 - Multi-cast support
 - QEMU cosimulation with RTL simulation
- QEMU
 - Maintenance of user model
- NuttX CTU CAN FD driver
 - We have already implemented driver for ESP32C3, imxRT, updated to CAN FD SAMV7x

Future development cont.

RTEMS CAN drivers

- CTU CAN FD driver (Pavel Pisa mentor in multiple RTEMS GSoC, the last one prototype of unified CAN driver)
- Test on nanoXplore
 - NX1H35AS-EK available at PiKRON s.r.o. from previous European Space Agency De-Risk project
 - Extension board for motion control etc. available
 https://gitlab.com/pikron/projects/sumintadc/deliverables

Compliance Testing Funding

- Problems of current development
 - Need to collect funding for work and payment of official compliance testing on RTL elevel and then final products
- Option to form foundation
 - Purpose: Fund, develop and certify the IP core.
 - Members would have:
 - Right to use latest HW / TB / VIP for commercial purposes.
 - Access to technical discussion in the project development (possibly technical steering comitee in future)
 - Support upon agreement
 - Prioritized fixes of possible RTL / driver issues.

Thank you

Overview article:

Ille, O.; Novák, J.; Píša, P.; Vasilevski, M.: CAN FD open-source IP core, In: CAN Newsletter 3/2022, PDF, CAN in Automation, 2022

https://can-newsletter.org/uploads/media/raw/a9abe317ae034be55d99fee44 10ad70e.pdf

Project pages: https://canbus.pages.fel.cvut.cz/

FRONTGRADE Gaisler

Our portfolio of CAN based products

CAN in satellites CiA workshop

Fabio Malatesta Product Marketing Engineer

Overview



- Introduction
- GRLIB VHDL IP library
- CAN 2.0 -> GRCAN
- CANFD -> GRCANFD
- Software support
- CAN-FD transceivers
- Conclusions



CAN has increasingly been used in space applications to replace conventional spacecraft bus architectures

- Reduce the amount of wires and connectors required
- Flexibility
- Low power consumption
- Arbitration and error detection

GRLIB - VHDL IP LIBRARY

- A complete SoC design environment:
 - IP Cores
 - AMBA on-chip bus with plug & play
 - Scripts to support implementation tools
 - Template designs for prototyping boards



SYSTEM-ON-CHIP IP LIBRARY

FRONTGRADE

NanoXplore









IP core building blocks

- Synthesizable processor cores and system peripherals
- Described in VHDL code
- Available in <u>GRLIB VHDL library</u>
- Open GRLIB community
- Excel sheet for SoC area estimation

NOEL Processor Family

LEON Processor Family

NOEL-V

• LEON5

• LEON4

• LEON3

Peripherals

- Memory controllers
 - On-chip interconnect
 - Communication interfaces
 - Encryption and compression
 - Error detection and correction

- Spacecraft data handling functions
- Verification
- Auxiliary functions
- Test functions







- Compatible with CAN 2.0 (base and extended formats)
- DMA engine to autonomously fetch and store frames through an AMBA AHB master interface
- AMBA APB slave interface for configuration registers
- Silicon implementations: GR740 and GR716A

GRCAN is a legacy IP. For new designs, the GRCANFD core is recommended



GR716A LEON3FT Microcontroller

Baseline features

- Single-core LEON3 SPARC V8 processor, Rad-hard, Fault Tolerant
- 16-bit instruction set: LEON-REX for improved code density
- Support for many different standard interfaces (SPI, I2C, SpaceWire, 1553, CAN and more)
- On chip rad-hard DAC, ADC, LDO and PLL
- LEON Technology re-use of Development and Software ecosystem
- Flight models available
- For more information -> <u>GR716 webpage</u>







FRONTGRADE

GR740 - Quad-core LEON4FT Processor

Value proposition

- Highest performance, wide range of interfaces
- Quad-Core LEON4: SPARC V8, Rad-hard and Fault Tolerant
- Designed as ESA's Next Generation Microprocessor, NGMP
- LEON Technology re-use of Development and Software ecosystem
- SEU errors corrected without software interruption
- QML Q/V qualified
- Excellent performance/watt ratio
 - Very low power, < 3 W (core typical)
 - Performance 1800 DMIPS (1000 MIPS)

Interfaces

- 8-port SpaceWire router
- Redundant CAN
- 2x Ethernet
- Parallel PCI
- MIL-STD-1553
- For more information -> <u>GR740 webpage</u>











CAN-FD introduced in 2012 to meet the requirements of higher bandwidth in modern applications

- Maximum payload of 64 bytes
- Optional bit-rate switch (typ. up to 8 Mbit/s)
- CAN and CAN-FD nodes can still coexist in the same network

New GRLIB IP to offer the benefits of the FD extension to the space industry: GRCANFD



GRCANFD

- Fully compatible with ISO 11898-1:2015
- DMA engine to autonomously fetch and store frames through a generic bus master interface
 - Wrappers available for both AMBA AHB 2.0 and AXI4
- AMBA APB slave interface for configuration registers
- FIFOs protected by fault-tolerant features
- Upcoming silicon implementations: GR716B and GR765



GRCANFD - CODEC

- The CAN-FD controller implements the functionality related to MAC and PL (PCS) sub-layers of the protocol
- Main functionalities:
 - Transmission, reception and acknowledgment of frames
 - Arbitration control
 - CRC calculation and verification
 - Error detection and signaling
 - Bit segments generation and synchronization
 - Transmitter delay compensation



FRONTGRADE

GRCANFD - DMA

FRONTGRADE Gaisler

- Configuration registers and interrupts generation
- DMA engine with separate TX and RX channels, each with a dedicated FIFO of configurable size
- The TX channel fetches the frames from an external buffer and stores them into the FIFO. New frames are fetched as soon as the codec transmits a complete frame
- The RX channel filters and stores the frames received by the codec into the FIFO. The frames are then written to external buffer and new frames can be locally stored
- External buffers located in on-chip or off-chip memories



GRCANFD – More features

- CAN bus redundancy
- TX and RX channels controlled independently
- Frame acceptance filters
- TX and RX SYNC filters (interrupt generation)
- Single-shot mode
- Listen-only mode
- Internal or external loopback
- Transmitter delay compensation of up to 2 data bit-times
- Overload frame generation when RX FIFO is full
- CANOpen



GRCANFD – CANOpen

- CANOpen Minimal Set Protocol as per the ECSS-E-ST-50-15C specification, section 9
- GRCANFD can only be a slave node
- PDO commands
 - Provide R/W access to on chip-bus
 - Enables processor boot via CAN
- Heartbeat commands
 - If nominal bus is dead, switch automatically to redundant
- SYNC commands
- (Optional) separate DMA interface for CANOpen



FRONTGRADE

GR716B LEON3FT Microcontroller

Some updated features compared to GR716A

- Max clock frequency increased to 100 MHz
- 2-port SpaceWire router instead of two SpaceWire controllers
- CAN-FD with CANOpen controller instead of CAN controllers
- FPGA supervisor
- Real time accelerators to offload the main LEON3 for simple tasks
- Ethernet controller
- Upgraded analog interfaces to better support DC/DC controller and motor control applications
- For more information -> <u>GR716 webpage</u>





In development No guarantee of product launch

FRONTGRADE



GR765 – Octa-Core Processor

Baseline Features

- Fault-tolerant octa-core architecture
 - LEON5FT SPARC V8 or NOEL-V RV64GCH
 - Dedicated FPU and MMU, 64 KiB per core L1 cache, connected via multi-port interconnect
- Target technology: STM 28nm FDSOI
- 1 GHz processor frequency 26k DMIPS
- 2+ MiB L2 cache, **512-bit** cache line, 4-ways
- DMA controllers
- DDR3 interface with dual x8 device correction capability
- 8/16-bit PROM/IO interface
- (Q)SPI and NAND memory controller interfaces
- Secure Element, providing Secure (authenticated) boot (TBD)
- eFPGA ~30k LUT (TBD)
- High-pin count LGA1752 package allows using more interfaces simultaneously

In development No guarantee of product launch

FRONTGRADE

LEDN5 ∩0€l-V





Software support

CAN software drivers and simulators

Application software:

Drivers and examples for

- Linux
- RTEMS
- VxWorks
- bare-metal



Simulation:

• TSIM3



FRONTGRADE

Gaisler



CAN Transceivers

UT64CAN333X Transceiver series

- Compatible with ISO 11898-2 and ISO 11898-5 standards
- Single +3.3 V supply voltage
- +5 V tolerant digital I/O
- 10 kbps to 8 Mbps bit-rates
- QML-Q and QML-V qualification
- Total Ionizing Dose: 100 krad (Si)
- SEL Immune: \leq 141 MeV-cm2/mg
- Evaluation board



FRONTGRADE



Conclusions

Conclusions

- We provide a broad offering of CAN products:
 - **IP** Cores
 - Software drivers
 - Microcontrollers & Microprocessors
 - CAN transceivers
- For further information visit <u>www.gaisler.com</u>
- Contact me at <u>fabio.malatesta@gaisler.com</u>



GR740 ore LEON4F



FRONTGRADE




N7 SPACE

CANopen Software Library for ECSS-E-ST-50-15C compliant On-Board Implementation

Konrad Grochowski

CiA workshop "CAN in satellites"

© 2023 N7 Space sp. z o.o.

N7 Space

- Warsaw based company devoted to space systems software development
- Key activities:
 - Critical software development for real-time embedded systems
 - LEON and ARM based systems
 - Software qualification based on ECSS standards
 - Development and applications of MBSE tools
 - Formal architecture and data modelling
 - Rich experience with TASTE and Capella
 - Contribution to EGS-CC (EU Ground Systems Common Core) ecosystem development and integration





Project overview

• In 2021 N7S finished ESA project:

ECSS-E-ST-50-15C Protocol On-Board SW Implementation

- *Goal:* implement and validate reusable space-grade software library compatible with ECSS CANopen extension standard
 - ECSS Criticality Category B
 - Validated on representative hardware
- There is an abundance of mature CANopen tools
 - But no ECSS-E-ST-50-15C compliant version is easily available
 - ECSS introduces specific features:
 - redundancy
 - new format for time distribution
 - software quality requirement







BD SENSO

How?

- Used existing and field tested open-source library
- Changes were contributed to the open-source project so they become "core"

Used *lely-core* (<u>https://opensource.lely.com/canopen/</u>)





Why *lely-core*?

• Among few libraries suggested by ESA after Agency's research (2020)

Feature	CANopenNode	openCANopen	lely-core	CanFestival	
CiA301 compliance					
All basic data types	√/X	\checkmark	\checkmark	\checkmark	
All extended data types	√/X	\checkmark	\checkmark	\checkmark	
PDO synchronous	\checkmark	√/X	\checkmark	\checkmark	
PDO asynchronous	\checkmark	√/X	\checkmark	\checkmark	
PDO write	\checkmark	\checkmark	\checkmark	\checkmark	
PDO read	X	X	\checkmark	\checkmark	
SDO services	\checkmark	\checkmark	\checkmark	\checkmark	
SDO server	X	X	\checkmark	\checkmark	
SDO client	\checkmark	\checkmark	\checkmark	\checkmark	
SYNC	\checkmark	√/X	\checkmark	\checkmark	
TIME	X	√/X	\checkmark	\checkmark	
EMCY	\checkmark	√/X	\checkmark	\checkmark	
NMT	\checkmark	\checkmark	\checkmark	\checkmark	
NMT state machine	\checkmark	\checkmark	\checkmark	\checkmark	
Object dictionary	\checkmark	√/X	\checkmark	\checkmark	
Additional details					
License used	GPL2	ISC	Apache 2.0	LGPL2.1	
DCF/EDS support	X	\checkmark	\checkmark	\checkmark	
Does not require OS	\checkmark	X	√/X	√/X	
In active development	X	\checkmark	\checkmark	\checkmark	
Provides own tests	X	√/X	\checkmark	X	
		Interface	DCF to C tool,		
Provides auxiliary tools	None	enumerator	sniffers	OD generator	



Why *lely-core*?

- Good code and process quality
 - Tests
 - Coding standard based on *Linux kernel coding style* and checked by SonarCloud + Coverity
 - Platform independent code (simple HAL)
 - Well documented API
- Used and maintained by Lely Industries a robotic company, member of the CiA
 - More than 20,000 robots since 2018
 - Lely supported the activity
- Active community
- Implements: CiA 301, 302, 305, 306, 309 and 315



Pre-qualification results

- Added ECSS specific features to the *lely-core*
 - Redundancy
 - Space specific time representation
- Made *lely-core* Criticality Category B complaint
 - Removed dynamic allocation and external dependencies
 - Unit-test 100% coverage (line/branch/decision)
- Validated the library on the selected representative hardware
 - ATSAMV71Q21 with Xplained Ultra Evaluation Kit
 - SAMV71Q21RT existing radiation tolerant version of the MCU
 - Validation test suite executed on a dedicated Hardware Test Bench (HWTB) prepared by BD SENSORS



Pre-qualification approach

- Requirements and test scenarios based directly on ECSS and CiA standards
- Unit-tested function-by-function
- Scripts and environment configuration are part of the public repositories
- Many tasks executed on publicly available Continuous Integration systems
 - Unit testing
 - Static analysis
- Everything should be a "single click" process



Pre-qualification approach

Pipeline Needs Jobs 61 Tests 36520						
ān	oup jobs by Stage Job dep	endencies				
	Build		Test		Deploy	
	🕑 build:arm-none-eabi				🕑 pages	
	Juildconfigure		🕑 asanxecss			
	Juild:crossbuild		e asanzedundancy			
	🕑 build:qcc		🕑 clang-format			
	Juildmingw-w64		© coverity			
			⊘ cppcheck-unix64			
			⊘ cppcheck-win64			
			📀 coplint			
			python-checks			
			📀 scan-build			
			⊘ sonarcloud			
			🕑 testaarch64-linux-gnu			
			estarm-linux-gnueabihf			
			est configure: disable-canfd			
			est configure: disable-errno			
			est.configure:disable-hosted			
			estconfigure/disable-mailoc			
			est configure:disable-master			
			est configure: disable-stdio			
			estconfigure:enable-ecss-compliance			
			estconfigure:enable-ecss-compliance-no-mast			
			estconfigure:enable-ecss-redundancy			
			estconfigure:enable-ecss-redundancy-no-mas			
			⊘ testacc:4			
			⊘ testacc:5			
			estacció			
			✓ testqcc:7			
			✓ testqcc:8			
			⊘ testqcc9			
			⊘ testacc:10			
			est i686-w64-minqw32			
			estx86_64-w64-mingw32			
			⊘ valgrind			
			⊘ valarindiecss			
			valgrind.redundancy			

SPACE

- 61 GitLab CI jobs, including
 - Unit testing
 - Valgrind
 - cppcheck
 - Clang-tidy
 - Coverity
 - SonarCloud

- 2.5k unit-tests, executed in various library configurations (40k tests executions)
- Dedicated Jenkins pipeline with automatic execution of all validation tests on the HW





Project deliverables

- CANSW CANopen SW Library
 - https://gitlab.com/lely_industries/lely-core
 - <u>https://gitlab.com/n7space/canopen/lely-core</u>
- CTESW CANSW Test Environment
 - <u>https://gitlab.com/n7space/canopen/test-environment</u>
- CTSSW CANSW Test Suite
 - <u>https://gitlab.com/n7space/canopen/test-suite</u>
- ECSS compliant documentation datapacks tailored for criticality B qualification
 - Distributed by N7 Space



Example – complete NMT service setup

<pre>// necessary #include directives #include "dcf_nmt.h" // from dcf2dev</pre>				
<pre>co_nmt_t* setup_nmt(co_dev_t* device, can_net_t* network co_nmt_t* nmt = co_nmt_create(network, device); assert(nmt != NULL); co_nmt_set_hb_ind(nmt, &hb_ind, NULL); co_nmt_set_st_ind(nmt, &st_ind, NULL);</pre>	<pre><) { void hb_ind(co_nmt_t* nmt, co_unsi_ void* data) { printf("HB: id=<%d> state=<%d> r } void st_ind(co_nmt_t* nmt, co_unsi_ void* data) { void* data) { void* data) {</pre>	<pre>gned8_t id, int state, int reason, eason=<%d>\n", id, state, reason); gned8_t id, co_unsigned8_t st,</pre>		
<pre>co_nmt_cs_ind(nmt, CO_NMT_CS_RESET_NODE); }</pre>	<pre>void* data) { printf("ST: id=<%d> st=<%d>\n", }</pre>	^{id, st);} Heartbeat and status		
<pre>int main() { co_dev_t* device = dcf_nmt_init(); // from dcf2dev alloc_t* alloc = create_allocator(); can_net_t* network = can_net_create(alloc); can_net_set_send_func(network, &send_func, NULL); co_nmt_t* nmt = setup_nmt(device, network);</pre>		added as an example.		
<pre>set_current_time(network); while (!end_condition_met()) { receive message(network);</pre>	Few lines for setting up the most complex CANopen service – NMT.			
<pre>set_current_time(network); } co_nmt_destroy(nmt); can_net_destroy(network); </pre> Simple	Simple application example of a working CANopen master. (It reboots all the nodes in the network and monitor their status).			
return 0; }				



DCF – Device Configuration File

• CiA 306

• Human readable format

[DeviceInfo] VendorName= VendorNumber=0 ProductName= ProductNumber=0 RevisionNumber=0 OrderCode= BaudRate_10=0 BaudRate_20=0 BaudRate_20=0 BaudRate_250=0 BaudRate_500=0 BaudRate_800=0 BaudRate_1000=0

[MandatoryObjects]
SupportedObjects=3
1=0x1000
2=0x1001
3=0x1018

[OptionalObjects]
SupportedObjects=0

[ManufacturerObjects]
SupportedObjects=0

[1000]

ParameterName=Device type DataType=0x0007 AccessType=ro

[1001] ParameterNa

ParameterName=Error register DataType=0x0005 AccessType=ro

[1018]

SubNumber=5 ParameterName=Identity object ObjectType=0x09

[1018sub0]

ParameterName=Highest sub-index supported DataType=0x0005 AccessType=const DefaultValue=0x4

[1018sub1]

ParameterName=Vendor-ID DataType=0x0007 AccessType=ro

[1006]

ParameterName=Communication cycle period DataType=0x0007 AccessType=rw DefaultValue=500000

[1016]

SubNumber=2 ParameterName=Consumer heartbeat time ObjectType=0x09

[1280]

SubNumber=4 ParameterName=SDO client parameter ObjectType=0x09

[1280sub0]

ParameterName=Highest sub-index supported DataType=0x0005 AccessType=const DefaultValue=0x03



dcf2dev – quick DCF convertion to C

	#ifdef HAVE_CONFIG_H		
<pre>\$ dcf2devheader tutorial.dcf tutorial > tutorial.h</pre>	<pre>#include <config.h></config.h></pre>		
<pre>\$ dcf2devinclude-config tutorial.dcf tutorial > tutorial.c</pre>	#endif		
#1thdet IUIORIAL_H_GENERATED_	#11 !LELY_NO_MALLOC		
#define TUTORIAL_H_GENERATED_	allocation is disabled		
	tendif		
<pre>#if !LELY_NO_MALLOC</pre>			
<pre>#error Static object dictionaries are only supported when dynamic memory</pre>	<pre>#include <lely co="" detail="" dev.h=""></lely></pre>		
allocation is disabled.	<pre>#include <lely co="" detail="" obj.h=""></lely></pre>		
#endif	<pre>#include <lely cmp.h="" util=""></lely></pre>		
<pre>#include <lelv co="" co.h=""></lelv></pre>	//		
	<pre>// static definitions of all required data structures and their instances</pre>		
#ifdef cnlusnlus	//		
extern "C" {	co dev t *		
tendif	<pre>tutorial init(void) {</pre>		
	<pre>static co dev t *dev = NULL;</pre>		
co dow t * tutonial init(woid):	if (!dev) {		
	dev = &tutorial		
#ifdofuc_luc_			
	co_dev_insert_obj(&tutorial, &tutorial_1000);		
∫ tondif			
#enult	co dev insert obj(&tutorial, &tutorial 1001);		
Hondif // TUTODIAL U CENEDATED	<pre>co_obj_insert_sub(&tutorial_1001, &tutorial_1001sub0);</pre>		
#endit // TOTORIAL_H_GENERATED_	-		
	<pre>co_dev_insert_obj(&tutorial, &tutorial_1018);</pre>		
	co_obj_insert_sub(&tutorial_1018, &tutorial_1018sub0);		
	co_obj_insert_sub(&tutorial_1018, &tutorial_1018sub1);		
The tool is used by every test in the Test Suite.	c_{0} o obj insert sub(&tutorial 1018, &tutorial 1018sub3):		
, ,	co obj insert sub(&tutorial 1018, &tutorial 1018sub4);		
	}		
	return dev;		



Summary

- Matured industrial open-source library (lely-core) pre-qualified
- Unit-tests 100% coverage on lines, branches and decisions
- HWTB based on SAMV71 (ARM) board with dual CAN bus support
- Test Suite containing set of CAT-B validation tests for the software library
- Complete CAT-B compliant documentation and software data pack was created
 - Including Qualification Guideline



Future

- Planned future activities include enhancing Test Suite for validating software on other ARM and LEON based MCUs
- Commercial library deployment is already in progress
- N7 Space can provide support with
 - Library adaptation to new MCUs
 - Development of dedicated HWTB allowing to run the test suite
 - Support to delta qualification and execution of the validation test suite in the target environment



https://canopen.space/



FEATURES PROJECT DOWNLOAD ABOUT US CONTACT PARTNERS



ECCS criticality B pre-qualified CANopen library for use in space environment

Download >

CANopea





Konrad Grochowski kgrochowski@n7space.com

+48 22 299 20 50 https://n7space.com

Main Features

Complete CANopen software stack implementation, compliant with CiA 301, CiA 306 and ECSS-E-ST-50-15C standards. Highly customizable and configurable open-source library targeted for critical embedded systems.



ECSS criticality level B

validation test suite and documentation which includes: documentation pack compliant with ECSS-E-ST-40C and ECSS-Q-ST-80C standards; ECSS-E-ST-50-15C validation tests; 100% line, branch and MD/DC coverage by unit-tests



Complete implementation



C language API

of the library provides: pure C99/C11 interface; object-oriented

design; static memory allocation; no external libraries dependencies; C++ wrappers (for non-critical software)

© 2023 N7 Space sp. z o.o.